<feed xmlns='http://www.w3.org/2005/Atom'>
<title>rust/compiler/rustc_codegen_cranelift/src/intrinsics, branch 1.87.0</title>
<subtitle>https://github.com/rust-lang/rust
</subtitle>
<id>http://git.dreamy.place/mirrors/rust/atom?h=1.87.0</id>
<link rel='self' href='http://git.dreamy.place/mirrors/rust/atom?h=1.87.0'/>
<link rel='alternate' type='text/html' href='http://git.dreamy.place/mirrors/rust/'/>
<updated>2025-03-13T07:14:34+00:00</updated>
<entry>
<title>atomic intrinsics: clarify which types are supported and (if applicable) what happens with provenance</title>
<updated>2025-03-13T07:14:34+00:00</updated>
<author>
<name>Ralf Jung</name>
<email>post@ralfj.de</email>
</author>
<published>2025-03-12T11:36:40+00:00</published>
<link rel='alternate' type='text/html' href='http://git.dreamy.place/mirrors/rust/commit/?id=88b206d582235d62bad6246c130ff8c23e41ee65'/>
<id>urn:sha1:88b206d582235d62bad6246c130ff8c23e41ee65</id>
<content type='text'>
</content>
</entry>
<entry>
<title>rename BackendRepr::Vector → SimdVector</title>
<updated>2025-02-28T16:17:45+00:00</updated>
<author>
<name>Ralf Jung</name>
<email>post@ralfj.de</email>
</author>
<published>2025-02-28T15:29:07+00:00</published>
<link rel='alternate' type='text/html' href='http://git.dreamy.place/mirrors/rust/commit/?id=aac65f562b3e9351d4a4336c270ce13c130de467'/>
<id>urn:sha1:aac65f562b3e9351d4a4336c270ce13c130de467</id>
<content type='text'>
</content>
</entry>
<entry>
<title>Rollup merge of #137595 - folkertdev:remove-simd-pow-powi, r=RalfJung</title>
<updated>2025-02-25T12:07:40+00:00</updated>
<author>
<name>León Orell Valerian Liehr</name>
<email>me@fmease.dev</email>
</author>
<published>2025-02-25T12:07:40+00:00</published>
<link rel='alternate' type='text/html' href='http://git.dreamy.place/mirrors/rust/commit/?id=1511ccd6f8f024699d82ee39ebc1fda330916177'/>
<id>urn:sha1:1511ccd6f8f024699d82ee39ebc1fda330916177</id>
<content type='text'>
remove `simd_fpow` and `simd_fpowi`

Discussed in https://github.com/rust-lang/rust/issues/137555

These functions are not exposed from `std::intrinsics::simd`, and not used anywhere outside of the compiler. They also don't lower to particularly good code at least on the major ISAs (I checked x86_64, aarch64, s390x, powerpc), where the vector is just spilled to the stack and scalar functions are used for the actual logic.

r? `@RalfJung`
</content>
</entry>
<entry>
<title>remove `simd_fpow` and `simd_fpowi`</title>
<updated>2025-02-25T08:20:10+00:00</updated>
<author>
<name>Folkert de Vries</name>
<email>folkert@folkertdev.nl</email>
</author>
<published>2025-02-25T08:20:10+00:00</published>
<link rel='alternate' type='text/html' href='http://git.dreamy.place/mirrors/rust/commit/?id=60a268998c606440de092452a6380dde749f89c5'/>
<id>urn:sha1:60a268998c606440de092452a6380dde749f89c5</id>
<content type='text'>
</content>
</entry>
<entry>
<title>rename simd_shuffle_generic → simd_shuffle_const_generic</title>
<updated>2025-02-24T18:13:23+00:00</updated>
<author>
<name>Ralf Jung</name>
<email>post@ralfj.de</email>
</author>
<published>2025-02-24T18:10:55+00:00</published>
<link rel='alternate' type='text/html' href='http://git.dreamy.place/mirrors/rust/commit/?id=0362775fb5badb68fcc2a9a46a16f0154054f3c4'/>
<id>urn:sha1:0362775fb5badb68fcc2a9a46a16f0154054f3c4</id>
<content type='text'>
</content>
</entry>
<entry>
<title>Rollup merge of #136543 - RalfJung:round-ties-even, r=tgross35</title>
<updated>2025-02-23T19:30:25+00:00</updated>
<author>
<name>Trevor Gross</name>
<email>t.gross35@gmail.com</email>
</author>
<published>2025-02-23T19:30:25+00:00</published>
<link rel='alternate' type='text/html' href='http://git.dreamy.place/mirrors/rust/commit/?id=a2bb4d748db15454900f5830cfc6ab1c7311ea8b'/>
<id>urn:sha1:a2bb4d748db15454900f5830cfc6ab1c7311ea8b</id>
<content type='text'>
intrinsics: unify rint, roundeven, nearbyint in a single round_ties_even intrinsic

LLVM has three intrinsics here that all do the same thing (when used in the default FP environment). There's no reason Rust needs to copy that historically-grown mess -- let's just have one intrinsic and leave it up to the LLVM backend to decide how to lower that.

Suggested by `@hanna-kruppe` in https://github.com/rust-lang/rust/issues/136459; Cc `@tgross35`

try-job: test-various
</content>
</entry>
<entry>
<title>Rustfmt</title>
<updated>2025-02-08T22:12:13+00:00</updated>
<author>
<name>bjorn3</name>
<email>17426603+bjorn3@users.noreply.github.com</email>
</author>
<published>2025-02-08T22:12:13+00:00</published>
<link rel='alternate' type='text/html' href='http://git.dreamy.place/mirrors/rust/commit/?id=1fcae03369abb4c2cc180cd5a49e1f4440a81300'/>
<id>urn:sha1:1fcae03369abb4c2cc180cd5a49e1f4440a81300</id>
<content type='text'>
</content>
</entry>
<entry>
<title>Merge commit '8332329f83d4ef34479fec67cc21b21246dca6b5' into sync_cg_clif-2025-02-07</title>
<updated>2025-02-07T20:58:27+00:00</updated>
<author>
<name>bjorn3</name>
<email>17426603+bjorn3@users.noreply.github.com</email>
</author>
<published>2025-02-07T20:58:27+00:00</published>
<link rel='alternate' type='text/html' href='http://git.dreamy.place/mirrors/rust/commit/?id=cac271fd388c0f6a4611ac240ba43fd941eeae21'/>
<id>urn:sha1:cac271fd388c0f6a4611ac240ba43fd941eeae21</id>
<content type='text'>
</content>
</entry>
<entry>
<title>intrinsics: unify rint, roundeven, nearbyint in a single round_ties_even intrinsic</title>
<updated>2025-02-04T15:27:29+00:00</updated>
<author>
<name>Ralf Jung</name>
<email>post@ralfj.de</email>
</author>
<published>2025-02-04T14:15:28+00:00</published>
<link rel='alternate' type='text/html' href='http://git.dreamy.place/mirrors/rust/commit/?id=04e7a10af68e6174e42e9ce4a6e81f97722a6032'/>
<id>urn:sha1:04e7a10af68e6174e42e9ce4a6e81f97722a6032</id>
<content type='text'>
</content>
</entry>
<entry>
<title>introduce `ty::Value`</title>
<updated>2025-01-30T16:47:44+00:00</updated>
<author>
<name>Lukas Markeffsky</name>
<email>@</email>
</author>
<published>2025-01-27T03:30:00+00:00</published>
<link rel='alternate' type='text/html' href='http://git.dreamy.place/mirrors/rust/commit/?id=10fc0b159ee6e5281bf38f65680082961dd7bec3'/>
<id>urn:sha1:10fc0b159ee6e5281bf38f65680082961dd7bec3</id>
<content type='text'>
Co-authored-by: FedericoBruzzone &lt;federico.bruzzone.i@gmail.com&gt;
</content>
</entry>
</feed>
