diff options
| author | Scott Mabin <scott@mabez.dev> | 2024-05-28 13:38:43 +0100 |
|---|---|---|
| committer | Scott Mabin <scott@mabez.dev> | 2024-05-29 13:47:51 +0100 |
| commit | c72fcfbc40a57f88de1a64a2bc69f85e2844b77e (patch) | |
| tree | e67519bdda6e79495ae98b8e340a04c7ca850512 | |
| parent | 4cf5723dbe471ef0a32857b968b91498551f5e38 (diff) | |
| download | rust-c72fcfbc40a57f88de1a64a2bc69f85e2844b77e.tar.gz rust-c72fcfbc40a57f88de1a64a2bc69f85e2844b77e.zip | |
Add Xtensa as an experimental target
| -rw-r--r-- | compiler/rustc_llvm/src/lib.rs | 7 | ||||
| -rw-r--r-- | src/bootstrap/src/core/build_steps/llvm.rs | 2 |
2 files changed, 8 insertions, 1 deletions
diff --git a/compiler/rustc_llvm/src/lib.rs b/compiler/rustc_llvm/src/lib.rs index 6a570c97c88..ae1848a7363 100644 --- a/compiler/rustc_llvm/src/lib.rs +++ b/compiler/rustc_llvm/src/lib.rs @@ -189,6 +189,13 @@ pub fn initialize_available_targets() { LLVMInitializeHexagonAsmParser ); init_target!( + llvm_component = "xtensa", + LLVMInitializeXtensaTargetInfo, + LLVMInitializeXtensaTarget, + LLVMInitializeXtensaTargetMC, + LLVMInitializeXtensaAsmParser + ); + init_target!( llvm_component = "webassembly", LLVMInitializeWebAssemblyTargetInfo, LLVMInitializeWebAssemblyTarget, diff --git a/src/bootstrap/src/core/build_steps/llvm.rs b/src/bootstrap/src/core/build_steps/llvm.rs index 8ca7af2febe..ebac27cd92c 100644 --- a/src/bootstrap/src/core/build_steps/llvm.rs +++ b/src/bootstrap/src/core/build_steps/llvm.rs @@ -330,7 +330,7 @@ impl Step for Llvm { let llvm_exp_targets = match builder.config.llvm_experimental_targets { Some(ref s) => s, - None => "AVR;M68k;CSKY", + None => "AVR;M68k;CSKY;Xtensa", }; let assertions = if builder.config.llvm_assertions { "ON" } else { "OFF" }; |
