about summary refs log tree commit diff
diff options
context:
space:
mode:
authorkhei4 <kk.asano.luxy@gmail.com>2023-08-15 20:52:54 +0900
committerkhei4 <kk.asano.luxy@gmail.com>2023-08-16 14:04:05 +0900
commit8d514f2e9876426c76178b7dcf2d9ddb9a9c6078 (patch)
tree0b3b4e709c3dfe3169420915df3560bd6235bd2d
parentb531630f4255216fce1400c45976e04f1ab35a84 (diff)
downloadrust-8d514f2e9876426c76178b7dcf2d9ddb9a9c6078.tar.gz
rust-8d514f2e9876426c76178b7dcf2d9ddb9a9c6078.zip
add codegen test for issue 107554
specify llvm-version and bit width for int arg

add missing percent simbol
-rw-r--r--tests/codegen/trailing_zeros.rs22
1 files changed, 22 insertions, 0 deletions
diff --git a/tests/codegen/trailing_zeros.rs b/tests/codegen/trailing_zeros.rs
new file mode 100644
index 00000000000..2ea0e447abe
--- /dev/null
+++ b/tests/codegen/trailing_zeros.rs
@@ -0,0 +1,22 @@
+// compile-flags: -O
+// min-llvm-version: 17
+
+#![crate_type = "lib"]
+
+// CHECK-LABEL: @trailing_zeros_ge
+#[no_mangle]
+pub fn trailing_zeros_ge(val: u32) -> bool {
+    // CHECK: %[[AND:.*]] = and i32 %val, 7
+    // CHECK: %[[ICMP:.*]] = icmp eq i32 %[[AND]], 0
+    // CHECK: ret i1 %[[ICMP]]
+    val.trailing_zeros() >= 3
+}
+
+// CHECK-LABEL: @trailing_zeros_gt
+#[no_mangle]
+pub fn trailing_zeros_gt(val: u64) -> bool {
+    // CHECK: %[[AND:.*]] = and i64 %val, 15
+    // CHECK: %[[ICMP:.*]] = icmp eq i64 %[[AND]], 0
+    // CHECK: ret i1 %[[ICMP]]
+    val.trailing_zeros() > 3
+}