about summary refs log tree commit diff
path: root/compiler/rustc_codegen_llvm/src
diff options
context:
space:
mode:
authorDylan DPC <99973273+Dylan-DPC@users.noreply.github.com>2022-05-11 13:49:27 +0200
committerGitHub <noreply@github.com>2022-05-11 13:49:27 +0200
commit2af6677de8062390b530373dc6b82468afaadd35 (patch)
tree6eb046561e3b72bc821401e885bac568f99deea0 /compiler/rustc_codegen_llvm/src
parentf296b9a32a33bbbee495927cf13bee07e7658b89 (diff)
parent39d99a1a14490a641777933d3f691773819b2c9f (diff)
downloadrust-2af6677de8062390b530373dc6b82468afaadd35.tar.gz
rust-2af6677de8062390b530373dc6b82468afaadd35.zip
Rollup merge of #91518 - luojia65:rustdoc-riscv-arch, r=GuillaumeGomez
Add readable rustdoc display for RISC-V target

This pull request adds a human readable rustdoc display for RISC-V architecture. Target configuration marked as `#[cfg(target_arch = "riscv32")]` or `#[cfg(target_arch = "riscv64")]` are pretty formatted like `RISC-V RV32` and `RISC-V RV64` in Rust docs.

Before:

![图片](https://user-images.githubusercontent.com/40385009/152681944-58d758ae-ac4f-412b-b70c-1e673a2a071e.png)

After:

![图片](https://user-images.githubusercontent.com/40385009/152681923-91d5fe75-c3b2-4ac2-865c-54eac0aefe8d.png)
Diffstat (limited to 'compiler/rustc_codegen_llvm/src')
0 files changed, 0 insertions, 0 deletions