about summary refs log tree commit diff
path: root/library/stdarch/crates
diff options
context:
space:
mode:
authorTsukasa OI <floss_rust@irq.a4lg.com>2025-04-11 01:01:30 +0000
committerAmanieu d'Antras <amanieu@gmail.com>2025-04-12 07:51:56 +0000
commit217fdb9d89762656d4271f3e9393c3c1e84dcc9d (patch)
tree6e0b13a3df9e658bc2196b57867e51bc18d41581 /library/stdarch/crates
parent333882ada369dd269df10de2d99669007153d7b7 (diff)
downloadrust-217fdb9d89762656d4271f3e9393c3c1e84dcc9d.tar.gz
rust-217fdb9d89762656d4271f3e9393c3c1e84dcc9d.zip
RISC-V: doc: tidying: Move link to the ISA Manual
Not only moving the link to the end of the section, this commit changes
the link so that we can reach to the *ratified* ISA manuals (note that,
while the original URL (GitHub) is a good place to browse the latest
draft, it's not easy to know which is the ratified version; even
"Releases" page is not helpful since it's regularly updated).
Diffstat (limited to 'library/stdarch/crates')
-rw-r--r--library/stdarch/crates/std_detect/src/detect/arch/riscv.rs4
1 files changed, 2 insertions, 2 deletions
diff --git a/library/stdarch/crates/std_detect/src/detect/arch/riscv.rs b/library/stdarch/crates/std_detect/src/detect/arch/riscv.rs
index ed7ea86815a..ec4a26b5f48 100644
--- a/library/stdarch/crates/std_detect/src/detect/arch/riscv.rs
+++ b/library/stdarch/crates/std_detect/src/detect/arch/riscv.rs
@@ -20,6 +20,8 @@ features! {
     /// ISA prefix X. These sets are highly platform specific and should be
     /// detected with their own platform support crates.
     ///
+    /// [ISA manual]: https://riscv.org/specifications/ratified/
+    ///
     /// # Unprivileged Specification
     ///
     /// The supported ratified RISC-V instruction sets are as follows:
@@ -83,8 +85,6 @@ features! {
     /// * Svnapot: `"svnapot"`
     /// * Svpbmt: `"svpbmt"`
     /// * Svinval: `"svinval"`
-    ///
-    /// [ISA manual]: https://github.com/riscv/riscv-isa-manual/
     #[stable(feature = "riscv_ratified", since = "1.78.0")]
 
     @FEATURE: #[unstable(feature = "stdarch_riscv_feature_detection", issue = "111192")] rv32i: "rv32i";