diff options
| author | Tsukasa OI <floss_rust@irq.a4lg.com> | 2025-09-15 02:16:34 +0000 |
|---|---|---|
| committer | Tsukasa OI <floss_rust@irq.a4lg.com> | 2025-09-15 02:16:34 +0000 |
| commit | 5ebdec5ac2908b0bae42adbe451beeadbe8fa5de (patch) | |
| tree | 03efdce305a499f55c7a29990a9cb4a340c4917a /tests/codegen-llvm | |
| parent | 52618eb338609df44978b0ca4451ab7941fd1c7a (diff) | |
| download | rust-5ebdec5ac2908b0bae42adbe451beeadbe8fa5de.tar.gz rust-5ebdec5ac2908b0bae42adbe451beeadbe8fa5de.zip | |
rustc_codegen_llvm: Adjust RISC-V inline assembly's clobber list
Despite that the `fflags` register (representing floating point exception flags) is stated as a flag register in the reference, it's not in the default clobber list of the RISC-V inline assembly and it would be better to fix it.
Diffstat (limited to 'tests/codegen-llvm')
| -rw-r--r-- | tests/codegen-llvm/asm/riscv-clobbers.rs | 2 |
1 files changed, 1 insertions, 1 deletions
diff --git a/tests/codegen-llvm/asm/riscv-clobbers.rs b/tests/codegen-llvm/asm/riscv-clobbers.rs index e55b6731098..0f235ddcdcc 100644 --- a/tests/codegen-llvm/asm/riscv-clobbers.rs +++ b/tests/codegen-llvm/asm/riscv-clobbers.rs @@ -17,7 +17,7 @@ extern crate minicore; use minicore::*; // CHECK-LABEL: @flags_clobber -// CHECK: call void asm sideeffect "", "~{vtype},~{vl},~{vxsat},~{vxrm}"() +// CHECK: call void asm sideeffect "", "~{fflags},~{vtype},~{vl},~{vxsat},~{vxrm}"() #[no_mangle] pub unsafe fn flags_clobber() { asm!("", options(nostack, nomem)); |