about summary refs log tree commit diff
path: root/library/stdarch/crates
AgeCommit message (Collapse)AuthorLines
2025-05-27chore: added match block in `src/main.rs`Madhav Madhusoodanan-2/+13
2025-05-27chore: code consolidationMadhav Madhusoodanan-162/+145
2025-05-27chore: separated common logic within file creations, compile_c, compile_rust ↵Madhav Madhusoodanan-397/+501
and compare_outputs
2025-05-27chore: Added `ProcessedCli` to extract the logic to pre-process CLI struct argsMadhav Madhusoodanan-608/+685
2025-05-27Chore: Added `SupportedArchitectureTest` trait which must be implemented for ↵Madhav Madhusoodanan-44/+60
different architectures. Next steps: Move the existing ARM-specific implementation into one that fits well with this trait.
2025-05-27Feat: Moved majority of the code to `arm` module.Madhav Madhusoodanan-767/+687
Reasoning: 1. Majority of code assumes the usage of `Intrinsic` and related types, which is derived from the JSON structure of the ARM intrinsics JSON source file 2. Further commits will start with extracting common parts of the code (eg: Create C/Rust file, Build C/Rust file, etc)
2025-05-26std_detect: RISC-V platform guide documentation (non-table part)Tsukasa OI-0/+15
This is a partial revert of a revert, making the commit e907456b2e10622ccd854a3bba8d02ce170b5dbb come around again for non-table part.
2025-05-21allow aarch64_softfloat_neon for backwards compatibilityRalf Jung-0/+13
2025-05-20use a tuple to return the condition codeFolkert de Vries-101/+48
2025-05-20in `intrinsic-test`, format f16 like CFolkert de Vries-1/+102
2025-05-20use the right load instructionFolkert de Vries-3/+3
2025-05-20`avx512_target_feature` is now stable on nightlyFolkert de Vries-2/+0
2025-05-17Correct rustc version for the stabilization of runtime detection of VEX ↵sayantn-5/+5
variants of avx512
2025-05-17Stabilize runtime detection of VEX variants of avx512sayantn-5/+5
2025-05-12Partially stabilize LoongArch target featuresWANG Rui-11/+10
2025-05-06Run `aarch64-pc-windows-msvc` runs on the new `windows-11-arm` runnerssayantn-8/+7
2025-05-06Edit `macro_trailing_commas` to enable tests in all architecturessayantn-18/+47
2025-05-06Add `riscv32` CI runsayantn-1/+1
2025-05-03change how the test is runJames Barford-Evans-19/+7
2025-05-03add printouts for debuggingJames Barford-Evans-3/+10
2025-05-03pr feedback - take the instruction count bump out of DockerfileJames Barford-Evans-1/+9
2025-05-03Pr feedback for instruction & hookup CI for aarch64_beJames Barford-Evans-0/+104
2025-05-03fix - aarch64_be testsJames Barford-Evans-8/+13
2025-05-03Fix errors in incorrect SAE and ROUNDING parameterssayantn-78/+123
2025-05-01Require `fma` and `f16c` for `avx512f` in `std_detect`sayantn-4/+10
2025-05-01Implement `sha512`, `sm3` and `sm4` intrinsicssayantn-32/+521
2025-05-01Fix `stdarch-verify`sayantn-17/+13
2025-05-01Revert "std_detect: RISC-V platform guide documentation"Tsukasa OI-126/+78
This reverts commit e907456b2e10622ccd854a3bba8d02ce170b5dbb. This is due to a CI failure (technically broken HTML with duplicate IDs) caused by this commit (visibly fine but invalid per the HTML specification and detected by the LinkCheck tool on the Rust CI process). The author independently working on a rustdoc enhancement to enable writing multiple references to a single footnote. Once that change makes it to the stage0 compiler (the next beta), the original change will be acceptable again (postponed for possibly the version 1.89 cycle).
2025-04-29Add `avx512vl` requirement to testsuite for avx512fp16 128 and 256 bitsayantn-26/+26
2025-04-29Fix errors in decoupling avx512vl and avx512dq from avx512fp16sayantn-92/+106
2025-04-29Fix CI errors due to alignment issues in msvcsayantn-35/+142
2025-04-23std_detect: RISC-V platform guide documentationTsukasa OI-78/+126
Since there's no architectural feature detection on RISC-V (unlike `CPUID` on x86 architectures and some system registers on Arm/AArch64), runtime feature detection entirely depends on the platform-specific facility. As a result, availability of each feature heavily depends on the platform and its version. To help users make a decision for feature checking on a RISC-V system, this commit adds a platform guide with minimum supported platform versions. Note: It intentionally omits the description of the reverse implication related to *extension groups* (such like implication of `B` *from* its members: `Zba`, `Zbb` and `Zbs` extensions) because it currently does not synchronize well with the `-Ctarget-feature` compiler option (due to missing reverse implication checks using `cfg` and due to constraints of the current Rust's feature handling). Instead, it only describes forward implications (like `D` implying `F`) due to the fact that it relatively synchronizes well between Rust and `stdarch` for this kind of feature handling (not fully synchronized though). Still, an extension group is considered "supported" once the platform/version supports runtime detection of all members in it.
2025-04-23Remove workarounds for llvm/llvm-project#98306sayantn-6/+14
2025-04-23Add power9 and power8 target-featuresLuca Barbato-1/+36
2025-04-23run `powerpc64le` `assert_instr` on CIFolkert de Vries-2/+2
2025-04-21use 'unadjusted' ABI for wasm LLVM intrinsicsRalf Jung-4/+4
2025-04-20Augment `stdarch-test` to parse PPCsayantn-2/+7
- Remove some unused env variables from `run.sh`
2025-04-20Add `test-everything` annotations to more archs to ensure test coverage, and ↵sayantn-1/+2
some small changes to make CI pass - Disable `vsx` tests for `ppc` and `ppc64` - Disable `tme` tests for `aarch64` and `aarch64_be` - Disable `frecipe` tests for `loongarch64` - Add `altivec` run for PPC32 (with `-C target-feature=+vsx` `qemu` gives a nasty error)
2025-04-20Remove `STDARCH_DISABLE_DEDUP_GUARD` as it was unusedsayantn-49/+8
2025-04-20Replace `cfg(stdarch_intel_sde)` with `STDARCH_TEST_SKIP_FUNCTION`sayantn-7/+0
2025-04-20Change test skipping logic a little, separate feature-based and ↵sayantn-21/+22
function-based skipping
2025-04-20Remove `cupid` dependency and `env-override-no-avx` CI runsayantn-163/+3
2025-04-20Re-enable all conditionally-disabled x86 `assert_instr` testssayantn-341/+101
2025-04-20std_detect: Remove /proc/cpuinfo-based detectionTaiki Endo-508/+7
2025-04-17allow unnecessary transmutesbendn-1/+2
2025-04-17add `vec_extract`, `vec_insert`, `vec_promote` and `vec_insert_and_zero`Folkert de Vries-0/+243
2025-04-17Change void* type for `gather`/`scatter` intrinsicssayantn-186/+198
2025-04-17Change void* type for `cvt_storeu` intrinsicssayantn-81/+81
2025-04-17Change void* type for `compressstore` intrinsicssayantn-65/+57
2025-04-17Change void* type for 3 intrinsicssayantn-8/+8
- `_mm512_load_si512` - `_mm512_loadu_si512` - `_mm512_stream_si512`