about summary refs log tree commit diff
path: root/library/stdarch/crates
AgeCommit message (Collapse)AuthorLines
2025-03-04armV7 does not need faminmax flagJames Barford-Evans-1/+0
2025-03-04Add faminmax intrinsics to the skip listJames Barford-Evans-0/+6
2025-03-04Add aarch64_unstable_target_feature and relax instruction assertionJames Barford-Evans-10/+12
2025-03-04feat - FEAT_FAMINMAX neon intrinsicsJames Barford-Evans-0/+150
2025-03-04fix unnecessary unsafe error in doctestRalf Jung-0/+1
2025-03-03make _mm256_zero{upper,all} safeRalf Jung-4/+4
2025-03-03add `vec_find_any_eq_or_0_idx_cc` and `vec_find_any_ne_or_0_idx_cc`Folkert de Vries-187/+260
2025-03-03add `vec_find_any_eq_or_0_idx` and `vec_find_any_ne_or_0_idx`Folkert de Vries-38/+146
2025-03-03add `vec_find_any_eq_cc` and `vec_find_any_ne_cc`Folkert de Vries-0/+181
2025-03-03add `vec_find_any_eq_idx` and `vec_find_any_ne_idx`Folkert de Vries-0/+95
2025-03-03add `vec_find_any_eq` and `vec_find_any_ne`Folkert de Vries-0/+119
2025-03-03add `vec_splat` and friendsFolkert de Vries-0/+149
2025-03-03add `vec_sqrt`Folkert de Vries-0/+26
2025-03-03add `vec_nabs`Folkert de Vries-2/+41
2025-03-03add `vec_subc_u128`, `vec_sube_u128`, `vec_subec_u128`, `vec_sub_u128`Folkert de Vries-0/+112
and `vec_subc`
2025-03-03add `vec_sum2`, `vec_sum4` and `vec_sum_u128`Folkert de Vries-0/+132
2025-03-03add `vec_perm`Folkert de Vries-0/+139
2025-03-03add `vec_genmask` and `vec_genmasks`Folkert de Vries-0/+109
2025-03-03pull out `ShuffleMask`Folkert de Vries-51/+61
2025-03-03add `vec_mergel` and `vec_mergeh`Folkert de Vries-0/+142
2025-03-03add `vec_revb`Folkert de Vries-0/+63
2025-03-03add `vec_reve`Folkert de Vries-0/+102
2025-03-03add `vec_rl_mask`Folkert de Vries-0/+85
2025-03-03add `vec_rli`Folkert de Vries-1/+70
2025-03-03add vector shift by byteFolkert de Vries-0/+86
2025-03-03implement rotate leftFolkert de Vries-0/+45
2025-03-03implement standard bitshiftsFolkert de Vries-0/+100
2025-03-03implement the long bitshiftsFolkert de Vries-2/+103
2025-03-03powerpc: use `llvm.fshl` for `vec_rl`Folkert de Vries-16/+45
2025-03-03use the `simd_fma` intrinsic for `vec_madd`Folkert de Vries-5/+3
2025-03-03wasm: update for rintf intrinsic renameRalf Jung-2/+2
2025-03-03fix compilation on armebv7r-none-eabiusamoi-1429/+1748
2025-02-28Fix doctests failing due to unused_unsafeEric Huss-0/+6
2025-02-27mark arm intrinsics as safeusamoi-23856/+16964
2025-02-27Update simd128.rsTobias Decking-12/+4
2025-02-26fix - neon type signed unsigned conversionsJames Barford-Evans-824/+826
2025-02-25replaced extern "rust-intrinsic" block with core::ptr::copy_nonoverlappingaaishwarymishra@gmail.com-15/+2
using core::ptr::copy_nonoverlapping for memory operations changes core::ptr::coopy_nonoverlapping to crate::ptr::
2025-02-25Remove some `allow(unsafe_op_in_unsafe_fn)`s and use target_feature 1.1 in ↵Eduardo Sánchez Muñoz-1/+0
examples
2025-02-24powerpc: use `simd_ceil` and `simd_floor`Folkert de Vries-8/+2
2025-02-24nvptx: use `simd_fmin` and `simd_fmax` for `minnum` and `maxnum`Folkert de Vries-6/+2
2025-02-24wasm: use `simd_as` for float to integer conversionsFolkert de Vries-15/+6
2025-02-24fix doctest for __m128dusamoi-2/+2
2025-02-24mark AVX512 & AVXNECONVERT intrinsics as safeusamoi-18448/+21794
Mark all AVX512 & AVXNECONVERT SIMD-computing intrinsics as safe, except for those involving memory operations.
2025-02-24mark PCLMULQDQ intrinsics as safeusamoi-2/+2
Mark all PCLMULQDQ intrinsics as safe.
2025-02-24mark AES intrinsics as safeusamoi-12/+12
Mark all AES intrinsics as safe.
2025-02-24mark SHA intrinsics as safeusamoi-14/+14
Mark all SHA intrinsics as safe.
2025-02-24mark AVX2 intrinsics as safeusamoi-885/+1019
Mark all AVX2 SIMD-computing intrinsics as safe, except for those involving memory operations.
2025-02-24mark FMA intrinsics as safeusamoi-112/+144
Mark all FMA intrinsics as safe.
2025-02-24mark F16C intrinsics as safeusamoi-12/+16
Mark all F16C intrinsics as safe.
2025-02-24mark AVX intrinsics as safeusamoi-453/+503
Mark all AVX SIMD-computing intrinsics as safe, except for those involving memory operations and register operations. `AVX+SHA512`, `AVX+SM3` and `AVX+SM4` intrinsics are missing.