about summary refs log tree commit diff
diff options
context:
space:
mode:
authorManish Goregaokar <manishsmail@gmail.com>2015-01-29 03:14:58 +0530
committerManish Goregaokar <manishsmail@gmail.com>2015-01-29 03:14:58 +0530
commit0752c4a941989f9d0b1091e792e1170176721cea (patch)
tree8d9e0955b9e48acf0412832040d5968eb03813dd
parentf553f58b7f03a863f28f7897cc0b8214d7736a01 (diff)
parentea50bf8850304e8afefa9089792fc077fb54aef4 (diff)
downloadrust-0752c4a941989f9d0b1091e792e1170176721cea.tar.gz
rust-0752c4a941989f9d0b1091e792e1170176721cea.zip
Rollup merge of 21671 - akiss77:pr-aarch64-fastisel0, r=alexcrichton
-rw-r--r--src/librustc_trans/back/write.rs3
1 files changed, 3 insertions, 0 deletions
diff --git a/src/librustc_trans/back/write.rs b/src/librustc_trans/back/write.rs
index 15b9d6237ed..97ac8f3ca61 100644
--- a/src/librustc_trans/back/write.rs
+++ b/src/librustc_trans/back/write.rs
@@ -1012,6 +1012,9 @@ unsafe fn configure_llvm(sess: &Session) {
         if sess.time_llvm_passes() { add("-time-passes"); }
         if sess.print_llvm_passes() { add("-debug-pass=Structure"); }
 
+        // FIXME #21627 disable faulty FastISel on AArch64 (even for -O0)
+        if sess.target.target.arch.as_slice() == "aarch64" { add("-fast-isel=0"); }
+
         for arg in sess.opts.cg.llvm_args.iter() {
             add(&(*arg)[]);
         }