about summary refs log tree commit diff
path: root/compiler/rustc_codegen_llvm/src/errors.rs
diff options
context:
space:
mode:
authorTsukasa OI <floss_rust@irq.a4lg.com>2025-09-15 02:16:34 +0000
committerTsukasa OI <floss_rust@irq.a4lg.com>2025-09-15 02:16:34 +0000
commit5ebdec5ac2908b0bae42adbe451beeadbe8fa5de (patch)
tree03efdce305a499f55c7a29990a9cb4a340c4917a /compiler/rustc_codegen_llvm/src/errors.rs
parent52618eb338609df44978b0ca4451ab7941fd1c7a (diff)
downloadrust-5ebdec5ac2908b0bae42adbe451beeadbe8fa5de.tar.gz
rust-5ebdec5ac2908b0bae42adbe451beeadbe8fa5de.zip
rustc_codegen_llvm: Adjust RISC-V inline assembly's clobber list
Despite that the `fflags` register (representing floating point
exception flags) is stated as a flag register in the reference, it's not
in the default clobber list of the RISC-V inline assembly and it would
be better to fix it.
Diffstat (limited to 'compiler/rustc_codegen_llvm/src/errors.rs')
0 files changed, 0 insertions, 0 deletions