about summary refs log tree commit diff
path: root/src/librustc_trans
diff options
context:
space:
mode:
authorAlex Crichton <alex@alexcrichton.com>2018-03-12 14:32:29 -0700
committerAlex Crichton <alex@alexcrichton.com>2018-03-12 14:33:37 -0700
commit0511077ef2fe9c2803c1a8a25b265792deb56710 (patch)
tree4a12d30cb42c7fbe625cece9b98863fc5df96661 /src/librustc_trans
parent883e74645d350b6752cb94d48f46363f6f8789e9 (diff)
downloadrust-0511077ef2fe9c2803c1a8a25b265792deb56710.tar.gz
rust-0511077ef2fe9c2803c1a8a25b265792deb56710.zip
rustc: Add `sha` to the x86 feature whitelist
This'll help us bind the [`SHA` intrinsics][intr] in stdsimd!

[intr]: https://software.intel.com/sites/landingpage/IntrinsicsGuide/#othertechs=SHA
Diffstat (limited to 'src/librustc_trans')
-rw-r--r--src/librustc_trans/llvm_util.rs1
1 files changed, 1 insertions, 0 deletions
diff --git a/src/librustc_trans/llvm_util.rs b/src/librustc_trans/llvm_util.rs
index 45445a48e23..02248d64d99 100644
--- a/src/librustc_trans/llvm_util.rs
+++ b/src/librustc_trans/llvm_util.rs
@@ -92,6 +92,7 @@ const X86_WHITELIST: &'static [&'static str] = &["aes", "avx", "avx2", "avx512bw
                                                  "bmi1", "bmi2", "fma", "fxsr",
                                                  "lzcnt", "mmx", "pclmulqdq",
                                                  "popcnt", "rdrand", "rdseed",
+                                                 "sha",
                                                  "sse", "sse2", "sse3", "sse4.1",
                                                  "sse4.2", "sse4a", "ssse3",
                                                  "tbm", "xsave", "xsavec",