index
:
rust
this commit
auto
automation/bors/try
automation/bors/try-merge
beta
cargo_update
lcnr/rustc-dev-guide
master
perf-tmp
stable
try
try-perf
https://github.com/rust-lang/rust
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
compiler
/
rustc_target
/
src
/
asm
/
aarch64.rs
Age
Commit message (
Expand
)
Author
Lines
2023-03-01
Use FxIndexSet instead of FxHashSet for asm_target_features query.
Michael Woerister
-2
/
+2
2023-01-05
Fix `uninlined_format_args` for some compiler crates
nils
-1
/
+1
2022-07-20
Remove unused StableMap and StableSet types from rustc_data_structures
Michael Woerister
-1
/
+1
2022-06-18
rustc_target: Remove some redundant target properties
Vadim Petrochenkov
-1
/
+1
2022-03-22
Fold aarch64 feature +fp into +neon
Jubilee Young
-1
/
+1
2022-02-21
Take CodegenFnAttrs into account when validating asm! register operands
Amanieu d'Antras
-7
/
+7
2022-02-21
On ARM, use relocation_model to detect whether r9 should be reserved
Amanieu d'Antras
-1
/
+2
2022-02-18
asm: Allow the use of r8-r14 as clobbers on Thumb1
Amanieu d'Antras
-0
/
+1
2022-01-17
Pass target_features set instead of has_feature closure
bjorn3
-1
/
+2
2022-01-17
Use Symbol for target features in asm handling
bjorn3
-3
/
+4
2021-12-10
asm: Allow using r9 (ARM) and x18 (AArch64) if they are not reserved by
Amanieu d'Antras
-2
/
+18
2021-07-10
Add AArch64 z* registers as aliases for v* registers
Amanieu d'Antras
-32
/
+32
2021-07-10
Add clobber-only register classes for asm!
Amanieu d'Antras
-0
/
+22
2021-05-01
Reserve x18 on AArch64 and un-reserve x16
Amanieu d'Antras
-3
/
+3
2021-04-28
Be stricter about rejecting LLVM reserved registers in asm!
Amanieu d'Antras
-4
/
+6
2020-08-30
mv compiler to compiler/
mark
-0
/
+156