about summary refs log tree commit diff
path: root/compiler/rustc_target/src
AgeCommit message (Expand)AuthorLines
2025-10-03Rollup merge of #147300 - esp-rs:xtensa-meta, r=saethlinMatthias Krüger-0/+1
2025-10-03Add xtensa arch to object file creationScott Mabin-0/+1
2025-10-03Auto merge of #143613 - Enselic:panic-abort-uwtables, r=petrochenkovbors-4/+8
2025-10-02Fix backtraces with `-C panic=abort` on linux; emit unwind tables by defaultMartin Nordholts-4/+8
2025-10-01Adjust WASI and WALI targetsdaxpedda-4/+12
2025-09-30Rollup merge of #146518 - madsmtm:ld-reproducible-doc, r=SparrowLiiMatthias Krüger-3/+13
2025-09-29Rollup merge of #147134 - workingjubilee:remove-explicit-abialign-deref, r=Za...Stuart Cook-7/+7
2025-09-28remove explicit deref of AbiAlign for most methodsJubilee Young-7/+7
2025-09-27compiler: remove AbiAlign inside TargetDataLayoutJubilee Young-6/+6
2025-09-26Rollup merge of #146758 - mati865:amd64_mingw_no_rs_objects, r=petrochenkovMatthias Krüger-7/+21
2025-09-26Rollup merge of #146523 - thejpster:demote-armebv7r-targets, r=jackh726Matthias Krüger-2/+2
2025-09-25Rollup merge of #145973 - vexide:vex-std, r=tgross35Stuart Cook-1/+1
2025-09-24std: add support for armv7a-vex-v5 targetTropical-1/+1
2025-09-23Auto merge of #146317 - saethlin:panic=immediate-abort, r=nnethercotebors-0/+6
2025-09-22Rollup merge of #146848 - moturus:motor-os_tier-3, r=davidtwcoGuillaume Gomez-0/+74
2025-09-22Rollup merge of #146795 - alexcrichton:wasm-limit-rdylib-exports, r=bjorn3Guillaume Gomez-5/+0
2025-09-22Rollup merge of #146858 - Gelbpunkt:mips64el-musl-dynamic, r=jieyouxuStuart Cook-2/+0
2025-09-21Add x86_64-unknown-motor (Motor OS) tier 3 targetU. Lasiotus-0/+74
2025-09-21Make mips64el-unknown-linux-muslabi64 link dynamicallyJens Reidel-2/+0
2025-09-21Add panic=immediate-abortBen Kimock-0/+6
2025-09-21Support ctr and lr as clobber-only registers in PowerPC inline assemblyTaiki Endo-7/+10
2025-09-19generate list of all variants with `target_spec_enum`Deadbeef-27/+12
2025-09-19Enable `limit_rdylib_exports` on wasm targetsAlex Crichton-5/+0
2025-09-19Stop linking rs{begin,end} on x86_64-*-windows-gnuMateusz Mikuła-7/+21
2025-09-14Drop armebv7r-none-eabi* to Tier 3Jonathan 'theJPster' Pallant-2/+2
2025-09-13Improve the documentation around ZERO_AR_DATEMads Marquart-3/+13
2025-09-12Add --print target-spec-json-schemaNoratrieb-7/+103
2025-09-12Introduce `target_spec_enum` macro to avoid duplicationNoratrieb-715/+244
2025-09-10s390x: mark soft-float target feature as incompatibleRalf Jung-0/+8
2025-09-05Rollup merge of #145709 - heiher:issue-145692-1, r=jackh726Trevor Gross-32/+105
2025-09-04Rollup merge of #145682 - dpaoliello:arm64tier1, r=jieyouxuJacob Pratt-1/+1
2025-09-04Rollup merge of #146134 - maurer:nvptx-sync, r=durin42Stuart Cook-1/+1
2025-09-03Rollup merge of #146032 - heiher:loong64-none-no-lsx, r=lqdStuart Cook-1/+1
2025-09-02llvm: nvptx: Layout update to match LLVMMatthew Maurer-1/+1
2025-09-02Rollup merge of #146034 - taiki-e:target-spec, r=nnethercoteGuillaume Gomez-5/+5
2025-08-31Rollup merge of #144443 - WaffleLapkin:integer-target-pointer-width, r=NoratriebMatthias Krüger-17/+12
2025-08-30Update target spec metadata of Arm64EC Windows and Trusty targetsTaiki Endo-5/+5
2025-08-30Explicity disable LSX feature for `loongarch64-unknown-none` targetWANG Rui-1/+1
2025-08-29compiler: Add `{x86_64,aarch64,riscv64gc}-unknown-managarm-mlibc` targetsno92-0/+92
2025-08-28Auto merge of #145877 - nikic:capture-address, r=tmiaskobors-4/+4
2025-08-27fix target-pointer-width in testsWaffle Lapkin-1/+1
2025-08-27turn pointer width into an integer in target.jsonWaffle Lapkin-6/+3
2025-08-27allow using `target_val!` with a renameWaffle Lapkin-10/+8
2025-08-26Rollup merge of #145076 - ZhongyaoChen:feature/add-tier3-riscv64a23-target, r...Guillaume Gomez-0/+71
2025-08-26Use captures(address) instead of captures(none) for indirect argsNikita Popov-4/+4
2025-08-25Add aarch64_be-unknown-linux-musl targetJ. Neuschäfer-0/+41
2025-08-22Add aarch64_be-unknown-hermit targetJens Reidel-0/+26
2025-08-21Rollup merge of #144613 - pantsman0:nintendo_switch_cpu_features, r=wesleywiserJacob Pratt-1/+1
2025-08-21Promote aarch64-pc-windows-msvc to Tier 1Daniel Paoliello-1/+1
2025-08-21Fix LoongArch C function ABI when passing/returning structs containing floatsWANG Rui-32/+105