index
:
rust
this commit
auto
automation/bors/try
automation/bors/try-merge
beta
cargo_update
lcnr/rustc-dev-guide
master
perf-tmp
stable
try
try-perf
https://github.com/rust-lang/rust
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
library
/
stdarch
/
crates
/
core_arch
/
src
/
loongarch64
Age
Commit message (
Expand
)
Author
Lines
2025-09-10
loongarch: Align intrinsic signatures with LLVM
WANG Rui
-7
/
+10
2025-07-25
loongarch: Use unified data types for SIMD intrinsics
WANG Rui
-4431
/
+4647
2025-07-18
loongarch: Mark SIMD intrinsics without memory access as safe
WANG Rui
-2872
/
+2872
2025-07-18
loongarch: Mark partial basic intrinsics as safe
WANG Rui
-8
/
+7
2025-06-28
loongarch: Add basic support for LoongArch32
WANG Rui
-238
/
+1
2025-05-30
Fix `ldpte` and `lddir` signature
sayantn
-4
/
+6
2025-02-09
Apply missing_unsafe_on_extern
Eric Huss
-3
/
+3
2024-12-23
core_arch: Add LoongArch basic intrinsics
WANG Rui
-0
/
+365
2024-10-14
core_arch: Add LoongArch frecipe intrinsics
WANG Rui
-12
/
+184
2024-08-08
Keep `Debug` the same
Scott McMurray
-20
/
+4
2024-08-08
Move entirely to array-based SIMD
Scott McMurray
-36
/
+20
2024-03-20
core_arch/loongarch64: Re-export SIMD types
WANG Rui
-0
/
+8
2024-02-28
core_arch: Add LoongArch LASX testcases
WANG Rui
-0
/
+14694
2024-02-28
core_arch: Add LoongArch LASX intrinsics
WANG Rui
-0
/
+7100
2024-02-28
core_arch: Add LoongArch LSX testcases
WANG Rui
-0
/
+7136
2024-02-28
core_arch: Add LoongArch LSX intrinsics
ZHAI Xiang
-0
/
+6903