about summary refs log tree commit diff
path: root/library/stdarch/crates/core_arch/src/mod.rs
AgeCommit message (Expand)AuthorLines
2025-06-28loongarch: Add basic support for LoongArch32WANG Rui-1/+20
2025-04-17allow unnecessary transmutesbendn-0/+2
2025-02-09Format with style edition 2024Eric Huss-1/+1
2025-01-20implement `VectorAdd` for `s390x`Folkert de Vries-1/+1
2025-01-20basic infra for s390x vector intrinsicsFolkert de Vries-0/+14
2024-08-04Remove the `dummy` functionSayantan Chakraborty-12/+0
2024-07-06Add detection for SHA512, SM3 and SM4sayantn-0/+12
2024-03-13arm64ecDaniel Paoliello-5/+10
2024-02-28core_arch: Add LoongArch LSX intrinsicsZHAI Xiang-0/+14
2024-02-23use remaining SIMD intrinsics via libcoreRalf Jung-2/+0
2023-10-29Add tracking issue for 32-bit ARM DSP instrinsicsAmanieu d'Antras-1/+2
2023-10-29Add tracking issue for NVPTX intrinsicsAmanieu d'Antras-1/+1
2023-10-29Add tracking issue for MIPS intrinsicsAmanieu d'Antras-2/+2
2023-10-29Add tracking issue for PowerPC intrinsicsAmanieu d'Antras-2/+2
2023-08-31Implement RISC-V Zk extension intrinsicsGijs Burghoorn-0/+5
2023-08-31Depend on `riscv_ext_intrinsics` feature.Gijs Burghoorn-2/+2
2023-01-22Remove obsolete cfg for nvptxUrgau-4/+4
2022-10-25Fix dupe word typos (#1344)Rageking8-1/+1
2022-09-13riscv: P extension intrinsics for packed SIMD (part 1)luojia65-4/+3
2022-01-05More RISC-V instructions in `core::arch` (#1271)Luo Jia-6/+24
2021-12-13Stabilize armv8 neon instruction set on aarch64 (#1266)Sparrow Li-1/+2
2021-12-05Add RISC-V platform and PAUSE instruction (#1262)Luo Jia-0/+14
2021-11-05Make the wasm and wasm64 modules unstable (#1247)Amanieu d'Antras-4/+4
2021-10-31expose `wasm` intrinsics using `target_family = "wasm"` (#1241)devsnek-2/+13
2021-10-30Add a rudimentary `wasm64` module with intrinsics (#1240)Alex Crichton-2/+13
2021-07-20Revert "Move `asm!` and `global_asm!` to `core::arch` (#1183)" (#1185)bstrie-26/+0
2021-07-15Move `asm!` and `global_asm!` to `core::arch` (#1183)bstrie-0/+26
2021-06-10wasm: Mark simd intrinsics as stable (#1179)Alex Crichton-14/+6
2021-05-07remove cfg(not(bootstrap)) for 1.54Pietro Albini-1/+0
2021-04-17[DRAFT] intrinsics for all architectures appear in rustdoc (#1104)Sebastian Thiel-4/+4
2021-03-21Unconditionally expose wasm atomic intrinsicsAlex Crichton-17/+33
2021-03-21More wasm SIMD updatesAlex Crichton-32/+17
2021-02-26Switch from `doc(include)` to `doc = include_str!` (#1013)Joshua Nelson-1/+1
2020-10-14Fix URLs (#928)Guillaume Gomez-0/+1
2020-09-29Replace `cfg(dox)` with `cfg(doc)` (#920)Joshua Nelson-20/+20
2020-07-18Update and revamp wasm32 SIMD intrinsics (#874)Alex Crichton-7/+103
2020-06-04Clarify documentation about wasm32 target_feature gatesNarek Galstyan-0/+7
2019-08-12Apply snap of bootstrap compiler in rust-lang/rustMark Rousskov-5/+1
2019-07-23Adjust #[doc(include)] paths for rustdoc changeJonas Schievink-2/+2
2019-07-15Revert PR 769gnzlbg-2/+2
2019-07-09Update repo namegnzlbg-1/+1
2019-06-23Adjust #[doc(include)] paths for rustdoc changeJonas Schievink-2/+2
2019-04-19Merge importsgnzlbg-2/+1
2019-02-24Always include ACLE when dox is definedgnzlbg-1/+1
2019-02-23Make core_arch compatible with Rust2015 and Rust2018gnzlbg-12/+12
2019-02-18remove cmsis module; add acle moduleJorge Aparicio-0/+3
2019-02-12Fix libcore buildgnzlbg-1/+5
2019-01-30Move the core::arch docs into a markdown filegnzlbg-355/+1
2019-01-22Refactor stdsimdgnzlbg-0/+506
generated by cgit-pink 1.4.1-3-g733a5 (git 2.37.1) at 2026-02-25 17:12:40 +0000