index
:
rust
this commit
auto
automation/bors/try
automation/bors/try-merge
beta
cargo_update
lcnr/rustc-dev-guide
master
perf-tmp
stable
try
try-perf
https://github.com/rust-lang/rust
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
library
/
stdarch
/
crates
/
core_arch
/
src
/
riscv64
Age
Commit message (
Expand
)
Author
Lines
2025-09-14
RISC-V: Improvements of inline assembly uses
Tsukasa OI
-3
/
+18
2025-09-11
RISC-V: "Lower" requirements of `aes64im`
Tsukasa OI
-1
/
+1
2025-02-23
mark riscv intrinsics as safe
usamoi
-66
/
+22
2025-02-09
Apply missing_unsafe_on_extern
Eric Huss
-1
/
+1
2023-10-29
Fix more missing/incorrect feature specifications
Amanieu d'Antras
-0
/
+12
2023-10-29
Add tracking issue for RISC-V intrinsics
Amanieu d'Antras
-0
/
+3
2023-09-25
Add missing `aes64im` of RISC-V Zk extension
Gijs Burghoorn
-0
/
+27
2023-09-22
Fix: #1464 for rv64 zk
Gijs Burghoorn
-20
/
+10
2023-08-31
Fix: Remove assert_instr for RISCV, see #1464
Gijs Burghoorn
-10
/
+20
2023-08-31
Fix: Add constant for assert_instr
Gijs Burghoorn
-11
/
+2
2023-08-31
Fix: Remove unused arch::asm imports
Gijs Burghoorn
-2
/
+0
2023-08-31
Impr: Remove pack instructions as instrinsics
Gijs Burghoorn
-34
/
+0
2023-08-31
Fix: Utilize LLVM intrinsics where possible
Gijs Burghoorn
-95
/
+41
2023-08-31
Fix: Change to 'rustc_legacy_const_generics'
Gijs Burghoorn
-35
/
+17
2023-08-31
Fix: Assembly mistakes in RISC-V Zk extensions
Gijs Burghoorn
-2
/
+2
2023-08-31
Implement RISC-V Zk extension intrinsics
Gijs Burghoorn
-0
/
+392
2022-02-06
riscv: K extension (part 1), floating-point control and state register (#1278)
Luo Jia
-4
/
+4
2022-01-05
More RISC-V instructions in `core::arch` (#1271)
Luo Jia
-0
/
+49