about summary refs log tree commit diff
path: root/library/stdarch
AgeCommit message (Expand)AuthorLines
2023-09-01Impr: Add a usage check for the ci/run-docker.sh scriptGijs Burghoorn-0/+5
2023-09-01Fix: Testing for RISC-V Zb intrinsicsGijs Burghoorn-2/+2
2023-09-01Impl: Add RISC-V Zb intrinsicsGijs Burghoorn-0/+152
2023-08-31Fix: Add proper flags for RISCV64 ciGijs Burghoorn-4/+4
2023-08-31Fix: Remove assert_instr for RISCV, see #1464Gijs Burghoorn-30/+60
2023-08-31Fix: Add constant for assert_instrGijs Burghoorn-41/+14
2023-08-31Fix: Remove unused arch::asm importsGijs Burghoorn-4/+0
2023-08-31Impr: Remove pack instructions as instrinsicsGijs Burghoorn-67/+0
2023-08-31Chore: Cargo formatGijs Burghoorn-1/+1
2023-08-31Fix: Utilize LLVM intrinsics where possibleGijs Burghoorn-310/+112
2023-08-31Fix: Change to 'rustc_legacy_const_generics'Gijs Burghoorn-184/+120
2023-08-31Fix: Assembly mistakes in RISC-V Zk extensionsGijs Burghoorn-7/+7
2023-08-31Chore cargo fmtGijs Burghoorn-4/+4
2023-08-31Implement RISC-V Zk extension intrinsicsGijs Burghoorn-171/+1458
2023-08-31Depend on `riscv_ext_intrinsics` feature.Gijs Burghoorn-2/+48
2023-08-30Fix `_mm_srli_epi64`Eduardo Sánchez Muñoz-1/+1
2023-08-30Implement AVX512BW 16-bit shift by immediate (srai_epi16) with `simd_shr` ins...Eduardo Sánchez Muñoz-25/+10
2023-08-30Implement AVX512BW 16-bit shift by immediate (srli_epi16) with `simd_shr` ins...Eduardo Sánchez Muñoz-12/+18
2023-08-30Implement AVX512BW 16-bit shift by immediate (slli_epi16) with `simd_shl` ins...Eduardo Sánchez Muñoz-31/+44
2023-08-30Implement AVX512F 64-bit shift by immediate (srai_epi64) with `simd_shr` inst...Eduardo Sánchez Muñoz-31/+12
2023-08-30Implement AVX512F 32-bit shift by immediate (srai_epi32) with `simd_shr` inst...Eduardo Sánchez Muñoz-25/+10
2023-08-30Implement AVX512F 64-bit shift by immediate (srli_epi64) with `simd_shr` inst...Eduardo Sánchez Muñoz-32/+44
2023-08-30Implement AVX512F 32-bit shift by immediate (srli_epi32) with `simd_shr` inst...Eduardo Sánchez Muñoz-32/+44
2023-08-30Implement AVX512F 64-bit shift by immediate (slli_epi64) with `simd_shl` inst...Eduardo Sánchez Muñoz-32/+44
2023-08-30Implement AVX512F 32-bit shift by immediate (slli_epi32) with `simd_shl` inst...Eduardo Sánchez Muñoz-32/+44
2023-08-30Implement AVX2 shift by immediate (slli, srli, srai) with `simd_sh{l,r}` inst...Eduardo Sánchez Muñoz-24/+32
2023-08-30Implement SSE2 shift by immediate (slli, srli, srai) with `simd_sh{l,r}` inst...Eduardo Sánchez Muñoz-24/+32
2023-08-30Implement SSE2 and AVX unaligned stores (storeu) with `<*mut T>::write_unalig...Eduardo Sánchez Muñoz-15/+5
2023-08-29Update instruction tests for LLVM 17Amanieu d'Antras-43/+46
2023-08-29Fix CI on wasm32-wasiAmanieu d'Antras-26/+36
2023-08-29Add `#![allow(internal_unstable)]`Amanieu d'Antras-2/+1
2023-08-13Fix typozica-3/+3
2023-08-04clippy: unnecessary cast warnings on x86.Bruce Mitchener-54/+54
2023-07-30clippy: Some simple clippy fixes.Bruce Mitchener-22/+12
2023-07-30Use `#[rustfmt::skip]` instead of `#[cfg_attr(...)]`.Bruce Mitchener-12/+12
2023-07-30docs: Fix warnings and typos.Bruce Mitchener-5/+5
2023-07-30Remove redundant definitionsAmanieu d'Antras-30/+2
2023-07-29Remove `#[target_feature]` from const fnAmanieu d'Antras-10/+0
2023-07-29Remove MIPS from CIAmanieu d'Antras-18/+24
2023-07-03Add vec_xlLuca Barbato-0/+84
2023-07-03Add vec_logeLuca Barbato-0/+11
2023-07-03Add vec_mfvscrLuca Barbato-0/+11
2023-07-03Fix the documentation of vec_ceilLuca Barbato-1/+1
2023-06-28Fix some NEON intrinsics not appearing in standard library docsAmanieu d'Antras-191/+191
2023-06-23Use const {} for the immediate args of _mm*_cmp_*bjorn3-3/+3
2023-06-21Add AArch64 vrnd*_f64 Neon intrinsics.Jacob Bramley-36/+454
2023-06-21Add more AArch64 vrnd intrinsics.Jacob Bramley-9/+102
2023-06-21Support AArch32 Neon dotprod intrinsics.Jacob Bramley-236/+305
2023-06-21Add support for AArch64 i8mm *dot intrinsics.Jacob Bramley-33/+427
2023-06-20Disable vld2q_dup_f32 test in CIAmanieu d'Antras-0/+5
generated by cgit-pink 1.4.1-3-g733a5 (git 2.37.1) at 2026-03-12 10:26:30 +0000