about summary refs log tree commit diff
path: root/src/librustc_target
AgeCommit message (Expand)AuthorLines
2020-06-19Rollup merge of #73214 - androm3da:hex_inline_asm_00, r=AmanieuManish Goregaokar-0/+120
2020-06-19Rollup merge of #72497 - RalfJung:tag-term, r=oli-obkRalf Jung-11/+16
2020-06-19Rollup merge of #70740 - haraldh:static-pie, r=petrochenkovRalf Jung-0/+1
2020-06-17Auto merge of #69890 - lenary:lenary/riscv-frame-pointers, r=hanna-kruppe,Mar...bors-5/+0
2020-06-16Add initial asm!() support for hexagonBrian Cain-0/+120
2020-06-15Enable static-pie for the x86_64-unknown-linux-musl targetHarald Hoyer-0/+1
2020-06-15Rollup merge of #73086 - trevyn:apple-a7, r=nikicRalf Jung-3/+3
2020-06-13Rollup merge of #73241 - mati865:mingw-libs-order-comment, r=petrochenkovDylan DPC-3/+4
2020-06-13Add/update comments about MinGW late_link_argsMateusz Mikuła-3/+4
2020-06-12Auto merge of #69478 - avr-rust:avr-support-upstream, r=jonas-schievinkbors-0/+121
2020-06-09Reoder order in which MinGW libs are linkedMateusz Mikuła-1/+1
2020-06-09[AVR] Update ABI type classification logic to match the the AVR-Clang ABIDylan McKay-5/+31
2020-06-09[AVR] Rename the 'none_base' target spec module to 'freestanding_base'Dylan McKay-2/+2
2020-06-09[AVR] Add AVR platform supportJake Goulding-0/+95
2020-06-08Auto merge of #72655 - jethrogb:sgx-lvi-hardening, r=petrochenkovbors-1/+2
2020-06-07Auto merge of #72904 - shepmaster:reduce-abi-symbol-hash-churn, r=jonas-schie...bors-4/+12
2020-06-07Enable LVI hardening for x86_64-fortanix-unknown-sgxJethro Beekman-1/+2
2020-06-07Rename "cyclone" to "apple-a7" per changes in upstream LLVMEden-3/+3
2020-06-06Order the Rust and C ABIs first to reduce test churnJake Goulding-4/+12
2020-06-06Rollup merge of #72708 - petrochenkov:linkhack, r=cuviperRalf Jung-0/+5
2020-06-06Auto merge of #72927 - petrochenkov:rustc, r=Mark-Simulacrumbors-1/+1
2020-06-03rustc_target: Remove `pre_link_args_crt`Vadim Petrochenkov-9/+1
2020-06-02Make things build againVadim Petrochenkov-1/+1
2020-05-31Auto merge of #72116 - petrhosek:fuchsia-ld-flags, r=tmandrybors-0/+7
2020-05-30[RISC-V] Do not force frame pointersSam Elliott-5/+0
2020-05-30tag/niche terminology cleanupRalf Jung-11/+16
2020-05-29Rollup merge of #72439 - westernmagic:master, r=AmanieuRalf Jung-3/+75
2020-05-29Rollup merge of #71804 - petrochenkov:static-pie, r=cuviperRalf Jung-0/+5
2020-05-28linker: Add a linker rerun hack for gcc versions not supporting -static-pieVadim Petrochenkov-0/+5
2020-05-28update data layout for illumos x86Joshua M. Clulow-1/+2
2020-05-26Export ZERO_AR_DATE for macos linker invocationsAlex Crichton-0/+11
2020-05-24Added comment on there being no predefined registersMichal Sudwoj-0/+2
2020-05-24Deduplicated macro codeMichal Sudwoj-27/+5
2020-05-24Minor fixes, as requested in PR reviewMichal Sudwoj-50/+27
2020-05-24Formatted correctlyMichal Sudwoj-3/+1
2020-05-24NVPTX support for new asm!Michal Sudwoj-0/+117
2020-05-23Fix ice-72487Gary Guo-13/+13
2020-05-22Rollup merge of #72304 - petrochenkov:sgxunwind, r=nikomatsakis,jethrogb,ding...Ralf Jung-3/+1
2020-05-22Rollup merge of #72133 - bdbai:master, r=joshtriplettRalf Jung-0/+31
2020-05-20llvm: Expose tiny code model to usersVadim Petrochenkov-1/+1
2020-05-20rustc_target: Avoid an inappropriate use of `post_link_objects`Vadim Petrochenkov-3/+1
2020-05-20rustc_target: Add a target spec option for static-pie supportVadim Petrochenkov-0/+5
2020-05-20Auto merge of #71769 - petrochenkov:crto, r=cuviperbors-82/+290
2020-05-18Simplify register name output for x86Amanieu d'Antras-8/+7
2020-05-18Move InlineAsmTemplatePiece and InlineAsmOptions to librustc_astAmanieu d'Antras-56/+2
2020-05-18The h modifier is only supported by reg_abcdAmanieu d'Antras-1/+1
2020-05-18Implement att_syntax optionAmanieu d'Antras-0/+1
2020-05-18Add notes about functions that are not currently usedAmanieu d'Antras-6/+26
2020-05-18Add support for high byte registers on x86Amanieu d'Antras-50/+138
2020-05-18Apply review feedbackAmanieu d'Antras-59/+72
generated by cgit-pink 1.4.1-3-g733a5 (git 2.37.1) at 2026-02-25 20:58:18 +0000