blob: 1c83bb13425def3c7c5501db236940996655a0cb (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
|
- // MIR for `main` before SimplifyBranches-after-copy-prop
+ // MIR for `main` after SimplifyBranches-after-copy-prop
fn main() -> () {
let mut _0: (); // return place in scope 0 at $DIR/simplify_match.rs:5:11: 5:11
let mut _1: bool; // in scope 0 at $DIR/simplify_match.rs:6:11: 6:31
let _2: bool; // in scope 0 at $DIR/simplify_match.rs:6:17: 6:18
scope 1 {
debug x => _2; // in scope 1 at $DIR/simplify_match.rs:6:17: 6:18
}
bb0: {
nop; // bb0[0]: scope 0 at $DIR/simplify_match.rs:6:11: 6:31
nop; // bb0[1]: scope 0 at $DIR/simplify_match.rs:6:17: 6:18
nop; // bb0[2]: scope 0 at $DIR/simplify_match.rs:6:21: 6:26
nop; // bb0[3]: scope 1 at $DIR/simplify_match.rs:6:28: 6:29
nop; // bb0[4]: scope 0 at $DIR/simplify_match.rs:6:30: 6:31
- switchInt(const false) -> [false: bb1, otherwise: bb2]; // bb0[5]: scope 0 at $DIR/simplify_match.rs:7:9: 7:13
- // ty::Const
- // + ty: bool
- // + val: Value(Scalar(0x00))
- // mir::Constant
- // + span: $DIR/simplify_match.rs:6:21: 6:26
- // + literal: Const { ty: bool, val: Value(Scalar(0x00)) }
+ goto -> bb1; // bb0[5]: scope 0 at $DIR/simplify_match.rs:7:9: 7:13
}
bb1: {
_0 = const (); // bb1[0]: scope 0 at $DIR/simplify_match.rs:8:18: 8:20
// ty::Const
// + ty: ()
// + val: Value(Scalar(<ZST>))
// mir::Constant
// + span: $DIR/simplify_match.rs:8:18: 8:20
// + literal: Const { ty: (), val: Value(Scalar(<ZST>)) }
goto -> bb3; // bb1[1]: scope 0 at $DIR/simplify_match.rs:6:5: 9:6
}
bb2: {
_0 = const noop() -> bb3; // bb2[0]: scope 0 at $DIR/simplify_match.rs:7:17: 7:23
// ty::Const
// + ty: fn() {noop}
// + val: Value(Scalar(<ZST>))
// mir::Constant
// + span: $DIR/simplify_match.rs:7:17: 7:21
// + literal: Const { ty: fn() {noop}, val: Value(Scalar(<ZST>)) }
}
bb3: {
nop; // bb3[0]: scope 0 at $DIR/simplify_match.rs:10:1: 10:2
return; // bb3[1]: scope 0 at $DIR/simplify_match.rs:10:2: 10:2
}
}
|
